Bibliography

1

N. H. E. Weste and K. Eshraghian, Principles of CMOS VLSI Design.
Addison-Wesley, 1993.

2

J. Yuan, ``High speed circuit techniques for pipelining and for one-clock-cycle decision.'' Eurochip advanced course, high speed silicon design, Apr. 1994.

3

W. C. Elmore, ``The transient response of damped linear network with particular regard to wideband amplifiers,'' Journal of Applied Physics, vol. 19, pp. 55-63, Jan. 1948.

4

R. Gupta, B. Tutuianu, and L. T. Pileggi, ``The elmore delay as a bound for trees with generalized inputt signals,'' IEEE Transaction on Computer-Aided Design, vol. 16, pp. 95-104, Jan. 1997.

5

L. Brocco, S. Mccormic, and J. allen, ``Macromodelling cmos circuits for timing simulation,'' IEEE Transaction on Computer-Aided Design, vol. 7, pp. 1237-1249, Dec. 1988.

6

N. Hedenstierna and K. O. Jeppson, ``Cmos circuit speed and buffer optimization,'' IEEE Transaction on Computer-Aided Design, vol. CAD-6, pp. 270-281, Mar. 1987.

7

P. Cocchini, G. Piccinini, and M. Zamboni, ``A comprehensive submicron most delay model and its application to cmos buffers,'' IEEE Journal of Solid State Circuits, vol. 32, Aug. 1997.

8

T. Sakurai and A. R. Newton, ``Alpha-power law mosfet model and its application in inverter delay and other formulas,'' IEEE Journal of Solid State Circuits, vol. 25, pp. 584-594, Apr. 1990.

9

T. Sakurai and A. R. Newton, ``A simple mosfet model for circuit analysis,'' IEEE Transactions on Electron Devices, vol. 38, pp. 887-894, Apr. 1991.

10

S. Dutta, S. S. M. Shetti, and S. L. Lusky, ``Comprehensive delay model for cmos inverters,'' IEEE Journal of Solid State Circuits, vol. 30, pp. 864-871, Aug. 1995.

11

L. Bisdounis, S. Nikolaidis, and O. Koufopavlou, ``Propagation delay and short-circuit power dissipation modeling of the cmos inverter,'' IEEE Transaction on Circuits and Systems, vol. 45, pp. 259-270, Mar. 1998.

12

R. S. Muller and T. I. Kamins, Device electronics for integrated circuit, second edition.
John wiley & sons, 1986.

13

D. A. Wismer and R. Chattergy, Introduction to nonlinear optimization.
System science and engineering, North-Holland, 1978.

14

P. L. Yu, Multiple-criteria decision making.
Mathematical concepts and methods in science and engineering, Plenum Press - New York and London, 1985.

15

M. J. D. Powell, ``An eeficient method for finding the minimum of a function of several variables without calculating derivatives,'' Computer Journal, no. 7, pp. 152-162, 1964.

16

J. Yuan and C. Svensson, ``Cmos circuit speed optimization based on switch level simulation,'' in Proceedings of IEEE International Symposium on Circuits and Systems, pp. 2109-2112, 1988.

17

W. H. Press, S. A. Teukolsky, W. T. Vetterling, and B. P. Flannery, Numerical Recipes in C: The Art of Scientific Computing.
Cambridge University Press, 1992.

18

M. Graziano, M. Delaurenti, G. Masera, G. Piccinini, and M. Zamboni, ``Noise safety design methodologies,'' in Proceedings of IEEE International Simposium on Quality of Electronics Design (ISQED'2000), IEEE, Mar. 2000.

19

J. T. Kong, S. Z. Hussain, and D. Overhauser, ``Performance estimation of complex mos gates,'' IEEE Transaction on Circuits and Systems, vol. 44, pp. 785-795, Sept. 1997.

20

S. Devadas and S. Malik, ``Survey of optimization techniques targeting low power vlsi circuit,'' in Proceedings of Conference on Design Automation (DAC), 1995.

21

B. Davari, R. H. Dennard, and G. G. Shahidi, ``Cmos scaling for high performance and low power--the next ten years,'' Proceedings of the IEEE, vol. 83, Apr. 1995.

22

S. S. Sapatnekar, V. B. Rao, P. M. Vaidya, and S. M. Kang, ``An exact solution to the transistor sizing problem for cmos circuits using convex approximation,'' IEEE Transaction on Computer-Aided Design, vol. 12, pp. 1621-1634, Nov. 1993.

23

O. Coudert, ``Gate sizing for constrained delay/power/area optimization,'' IEEE Transaction on Very Large Scale Integration Systems, vol. 5, pp. 465-472, Dec. 1997.

24

C. Chen, C. C. N. Chu, and D. F. Wong, ``Fast and exact simultaneous gate and wire sizing by lagrangian relaxation,'' in Proceedings of Conference on Design Automation (DAC), pp. 617-624, 1998.

25

A. R. Conn, R. A. Haring, and C. Visweswariath, ``Noise considerations in circuit optimization,'' in Proceedings of IEEE/ACM International conference on Computer Aided Design, pp. 220-227, 1998.

26

M. Delaurenti, G. Masera, G. Piccinini, M. R. Roch, and M. Zamboni, ``Cmos power-delay model for cad optimization tools,'' in Proceedings of IEEE A.Volta Workshop on Low-Power Design (VOLTA'99), IEEE, Mar. 1999.

27

G. Masera, G. Piccinini, M. R. Roch, and M. Zamboni, ``Isis: a cad tool for high speed vlsi design,'' in Proceedings of CSA, (Irbid, Jordan), Mar. 1998.

28

M. Graziano, G. Masera, G. Piccinini, M. R. Roch, and M. Zamboni, ``Noise-tolerance analysis for high speed cmos circuits,'' in Proceedings of ICM, (Monastir, Tunisia), Dec. 1998.

29

M. Graziano, G. Masera, G. Piccinini, M. R. Roch, and M. Zamboni, ``A statistical noise-tolerance analysis and test structure for logic families,'' in Proceedings of ICMTS, (Goteborg, Sweden), Mar. 1999.

30

S. Eliantonio, ``Studio di algoritmi di ottimizzazione velocità-area per strutture cmos,'' tesi di laurea, Politecnico di Torino, Dipartimento di Elettronica, Mar. 1999.

31

D. Zhou and X. Y. Liu, ``On the optimal drivers of high-speed low power ics,'' International journal of High Speed Electronics and Systems, vol. 7, no. 2, pp. 287-303, 1996.

32

V. Tiwari, D. Singh, S. Rajgopal, G. Mehta, R. Patel, and F. Baez, ``Reducing power in high-performance microprocessors,'' in Proceedings of Conference on Design Automation (DAC), pp. 732-737, 1998.

33

H. Liao and W. W. Dai, ``A new cmos driver model for transient analysis and power dissipation,'' International journal of High Speed Electronics and Systems, vol. 7, no. 2, pp. 269-285, 1996.

34

G. Yeap and A. Wild, ``Introduction to low-power vlsi design,'' International journal of High Speed Electronics and Systems, vol. 7, no. 2, pp. 223-248, 1996.

35

A. Hirata, H. Onodera, and K. Tamaru, ``Proposal of a timing model for cmos logic gates driving a crc load,'' in Proceedings of IEEE/ACM International conference on Computer Aided Design, pp. 537-544, 1998.

36

A. R. Conn, P. K. Coulman, R. A. Haring, G. L. Morril, and C. Visweswariath, ``Optimization of custom mos circuits by transistor sizing,'' in Proceedings of IEEE/ACM International conference on Computer Aided Design, 1996.

37

P. Larsson-Edefors, ``Technology mapping onto very-high-speed standard cmos hardware,'' IEEE Transaction on Computer-Aided Design, vol. 15, pp. 1137-1144, Sept. 1996.

38

A. Wolfe, ``Oppurtunities and obstacles in low-power system-level cad,'' in Proceedings of Conference on Design Automation (DAC), 1996.

39

C. S. D. Liu, ``Power consumption estimation in cmos vlsi chips,'' IEEE Journal of Solid State Circuits, vol. 29, pp. 663-670, June 1994.

40

J. Cong and L. He, ``An efficient approach to simultaneous transistor and interconnect sizing,'' in Proceedings of IEEE/ACM International conference on Computer Aided Design, 1996.

41

D. Liu and C. Svensson, ``Impact of supply voltage on power consumption, speed and reliability of cmos circuits,'' in Proceedings of internationa workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), 1994.

42

L. T. Wurtz, ``An efficient scaling procedure for domino cmos logic,'' IEEE Journal of Solid State Circuits, vol. 28, pp. 979-982, Sept. 1993.

43

J. Yuan, ``Ultimate cmos speeds and device sizing.'' Eurochip advanced course, high speed silicon design, Apr. 1994.

44

D. Chen and M. Sarrafzadeh, ``An exact algorithm for low power library-specific gate re-sizing,'' in Proceedings of Conference on Design Automation (DAC), 1996.

45

M. Borah, R. M. Owens, and M. J. Irwin, ``Transistor sizing for low power cmos circuits,'' IEEE Transaction on Computer-Aided Design, 1996.

46

B. Basaran and R. A. Rutenbar, ``An $o(n)$ algorithm for transistor stacking with performance constraints,'' in Proceedings of Conference on Design Automation (DAC), 1996.

47

M. R. C. M. Berkelaar, P. H. W. Buurman, and J. A. G. Jess, ``Computing the entire active area/power consumption versus delay tradeoff curve for gate sizing with piecewise linear simulator,'' IEEE Transaction on Computer-Aided Design, vol. 15, pp. 1424-1434, Nov. 1996.

48

M. R. C. M. Berkelaar, P. H. W. Buurman, and J. A. G. Jess, ``Computing the entire active area/power consumption versus delay tradeoff curve for gate sizing with piecewise linear simulator,'' IEEE Transaction on Computer-Aided Design, vol. 15, pp. 1424-1434, Nov. 1996.

49

S. Mehrotra, P. Franzon, and W. Liu, ``Global optimization approach to transistor sizing for high performance cmos vlsi circuits,'' Tech. Rep. NCSU-VLSI 93-10, North Carolina State University, Department of Electrical and Computer Engineering, Nov. 1993.

50

S. S.-S. Chung, ``A charge-based capacitance model of short-channel mosfet's,'' IEEE Transaction on Computer-Aided Design, vol. 8, pp. 1-7, Jan. 1989.

51

O. Coudert, R. Haddad, and S. Manne, ``New algorithms for gate sizing: a comparative study,'' in Proceedings of Conference on Design Automation (DAC), 1996.

52

A. Bogliolo, L. Benini, and B. Riccò, ``Power estimation of cell-based cmos circuits,'' in Proceedings of Conference on Design Automation (DAC), 1996.

53

D. Syslvester and K. Keutzer, ``Getting to the bottom of deep submicron,'' in Proceedings of IEEE/ACM International conference on Computer Aided Design, 1998.